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Abstract
This article is set in the field of regulation networks modeled by discrete dy-
namical systems. It focuses on Boolean automata networks. In such networks,
there are many ways to update the states of every element. When this is done
deterministically, at each time step of a discretised time flow and according to
a predefined order, we say that the network is updated according to a block-
sequential update schedule (blocks of elements are updated sequentially while,
within each block, the elements are updated synchronously). Many studies,
for the sake of simplicity and with some biologically motivated reasons, have
concentrated on networks updated with one particular block-sequential update
schedule (more often the synchronous/parallel update schedule or the sequen-
tial update schedules). The aim of this paper is to give an argument formally
proven and inspired by biological considerations in favour of the fact that the
choice of a particular update schedule does not matter so much in terms of the
possible and likely dynamical behaviours that networks may display.
Keywords: Discrete dynamical system, regulation network, positive and negative
circuit, asymptotic dynamical behaviour, attractor, potential, update schedule.
1 Introduction
As many studies have already emphasised [7, 1, 5, 6], amongst the features of
discrete models of regulation networks that impact significantly on their dynami-
cal behaviour are their update schedules. Generally speaking, an update schedule
specifies when the elements of the network are updated throughout the flow of discre-
tised time. Block-sequential update schedules are amongst the most famous. Their
characteristic is to update all elements deterministically and exactly during a fixed
amount of time. It is well known that different block-sequential update schedules
yield different dynamical behaviours of networks. Thus, the choice of one specific
block-sequential update schedule cannot be justified reasonably solely by its defini-
tion itself. From the biological point of view, the lack of knowledge concerning the
order of gene regulations does not help either in giving an argument in favour of
one iteration mode rather than another. Biologists, however, tend to agree that the
probability that all genes involved in a same cellular physiological function evolve
synchronously is almost null, particularly considering the plausible presence of noise.
Furthermore, it does not seem reasonable to think that all genes (and their expres-
sions) are subjected to a particular genetic biological clock and that the biological
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clocks of all genes are synchronised although a total lack of synchronicity appears to
be on the whole rather unlikely as well.
In order to bypass the problem of the choice of update schedule, we suggest here to
show that many of the dynamical behaviours induced by particular block-sequential
update schedules are in fact meaningless artefacts in a sense that we will clarify.
On the contrary, certain sets of network configurations are indeed stable enough to
resist to likely perturbations of the update order. Fixed points are well-known and
simple examples of these stable configurations. To point this out, we define general
iteration graphs that contain all the information concerning all possible deterministic
dynamical behaviours of a network.
Our study is carried out on the discrete models of regulation networks that are
Boolean automata networks. These networks are described in Section 2. In section 3,
with the intent of proving the pertinence of general iteration graphs, we analyse the
general iteration graph of a real network. Section 4 focuses on Boolean automata
circuits, that is networks whose underlying structures are circuits. Special atten-
tion is payed to these particular networks in this document. The reason is that
circuits, as Thomas discovered in 1981 [21], play an important role in the dynamics
of networks containing them. One way to see this is to note that a network whose
underlying interaction graph is a tree or more generally a graph without circuits can
only eventually end up in a configuration that will never change over time (a fixed
point). A network with retroactive loops, on the contrary, will exhibit more diverse
dynamical behaviour patterns. Thomas [21] formulated conjectures concerning the
role of positive (i.e., with an even number of inhibitions) and negative (i.e., with an
odd number of inhibitions) circuits in the dynamics of regulation networks. At the
end of section 4, we discuss how our work agrees with them.
2 Definitions, and notations
Boolean automata networks
We define a Boolean automata network to be a couple N = (G,F) where
G = (V,A) is the interaction graph of the network and F = {fi | i ∈ V } is its set
of local transition functions. The elements of the network are represented by the
nodes of G (in the sequel we will sometimes identify a network with its interaction
graph). Each one of them has a Boolean state that may change over time. It is
either active (its state is 0) or inactive (its state is 1). If the size of N is n, i.e.,
if |V | = n, vectors in {0, 1}n are called configurations or (global) states of N .
In the interaction graph G, an arc (i, j) ∈ A indicates that the state of the element
or node j ∈ V depends on that of the node i ∈ V . The local transition function
fj : {0, 1}n → {0, 1} ∈ F indicates how. More precisely, starting in a configuration
x ∈ {0, 1}n, if the state xj of node j is updated, it becomes
x′j = fj(x).
The local transition functions of a network are supposed to be monotonous and if
(i, j) ∈ A, then, when
∀(x0, . . . , xn−1) ∈ {0, 1}n,
fj(x0, . . . , xi = 1, . . . , xn−1) ≥ fj(x0, . . . , xi = 0, . . . , xn−1),
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node i is said to be an activator of node j and the arc (i, j) ∈ A is said to be positive
(it is labeled by ⊕). Otherwise, i is said to be an inhibitor of j and the arc (i, j) ∈ A
is said to be negative (it is labeled by 	). As the function fj only depends on the
coefficients xi of x that correspond to states of incoming neighbours i of node j, we
consider it to be a function of {0, 1}|V −j | → {0, 1}, where V −j = {i | (i, j) ∈ A}, and
we write the following:
x′j = fj(xi | i ∈ V −j ). (1)
Block-sequential update schedules
The elements and the interactions of a network being specified, one last point
needs to be clarified in order to define completely a network and in particular the
way it evolves over time, that is, when is the state of each node j updated?
Networks are often associated to an update or iteration schedule that specifies
the order according to which the nodes are updated. One of the most common
deterministic update schedules are block-sequential update schedules. These
update schedules can be defined formally by a function s : V → {0, . . . , |V | − 1}.
Then, s(i) represents the date of update of node i within one unitary time step (i.e.,
between a time step t and the following time step t + 1). At the end of each time
step, all nodes of the network have been updated exactly once since the previous time
step. Without loss of generality, we suppose that s allows for no “waiting period”
within a time step: min{s(i) | i ∈ V } = 0 and ∀t, 0 ≤ t < n − 1, ∃i ∈ V, s(i) =
t + 1 ⇒ ∃j ∈ V, s(j) = t. The update schedule called synchronous or parallel
is denoted by pi. It is such that ∀i ∈ V, pi(i) = 0. An update schedule s is said to
be sequential when it updates only one node at a time: ∀i, j ∈ V , s(i) 6= s(j), i.e.,
∀t, 0 ≤ t < n,∃i ∈ V, s(i) = t. There are n! different sequential update schedules
of a set of n nodes. Block-sequential update schedules take there name from the
fact that they define blocks Bsk = {i ∈ V | s(i) = k} of nodes that are updated
synchronously while the blocks are updated sequentially. From [3], we know that
the number of different block-sequential update schedules of size n is given by the
following formula:
B(n) =
n−1∑
k=0
(
n
k
)
B(k)
(that is, the number of lists of sets of elements taken in a set of size n).
As a finite sized network N = (G,F) has a finite number of configurations, with
a deterministic (block-sequential) update mode s, it necessarily ends up looping on a
certain set of configurations A ⊆ {0, 1}n (where n is still the network size). All such
sets A of configurations that a network may reach after a certain number of steps and
that it can then never leave are called the attractors of the network updated with
th specific update schedule s. For any initial configuration x(0) ∈ {0, 1}n, let x(t)
be the configuration of the network after t steps of time during which the updates
of nodes have been performed according to the local transition functions of F and
to the update schedule s. Then, an attractor of N is a set of p ∈ N configurations
x(t), x(t+ 1), . . . , x(t+ p− 1), such that ∀t′ > 0, x(t+ t′) = x(t+ t′ mod p). If, in
addition, there is no d < p satisfying ∀t′, x(t′+ d) = x(t′), then the attractor is said
to have a period equal to p. Attractors of period 1 are usually called fixed points
and other attractors (attractors of period greater than 1) are called limit cycles.
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Now, the formalism described above implies that within one unitary time step,
the network undergoes in reality several update stages, one for the update of each
block Bsk = {i ∈ V | s(i) = k} (except when the update schedule is the parallel
schedule which defines only one block). Observing this way the network only at
regular intervals corresponding to one unitary time step rather than observing it
each time an update occurs makes sense since during each of these intervals, the
sequence of events that occurs is always the same. However, although the choice
of the moment of observation (after the last block Bsk has been updated) is a priori
arbitrary, its consequence is to distinguish update schedules that could reasonably be
identified. Indeed, let s and s′ be two update functions of V → {0, . . . , n} such that
smax = max{s(i)} and ∃∆ ∈ N, ∀i ∈ Bsk, s′(i) = k + ∆ mod smax. Obviously, the
formal definition of block-sequential update schedules we gave above distinguishes
between s and s′ and indeed s and s′, seen as block-sequential update schedules, may
in appearance induce very dissimilar dynamical behaviours of the network: the state
of the network just after the nodes of Bssmax are updated may often be different from
the state of the network just after the nodes of Bsmax−∆ are updated. Yet, when
applied repeatedly, s from s′ only differ by the very first element they update. If we
identify all such update schedules, the number of different block-sequential update
schedules becomes the following:
B′(n) =
n∑
k=0
1
k
· S(n, k)
where S(n, k) = k · (S(n − 1, k − 1) + S(n − 1, k)) is the number of lists of k sets
of elements taken in a set of size n, i.e., the number of surjections of {1, . . . , n} →
{1, . . . , k}.
With this new definition, a network updated with a block-sequential update
schedule needs to be observed after each update of a subset of its nodes. Keeping
this way of observing a network, we generalise the notion of updating by loosing the
condition on the order with which nodes are updated. For any subset P ⊆ V we
define the global transition function relative to P , FP : {0, 1}n → {0, 1}n:
∀x ∈ {0, 1}n, ∀i ∈ V, FP (x)i =
{
xi if i /∈ P
fi(xi−1) if i ∈ P.
When P = V , we write F = FP and F k = F ◦ F k−1 (F 1 being F ). F is the global
transition function of a network with n elements updated with the parallel update
schedule. In the sequel, we make substantial use of the following notation:
∀x ∈ {0, 1}n, U(x) = {i ∈ V | xi 6= fi(xi−1)} and u(x) = |U(x)|.
In other words, when the network is in configuration x, U(x) (which was called call
for updating and noted Updx(x) in [13]) refers to the set of nodes that are unstable
in the sense that their states can change (but do not necessarily, this depends on the
subset P ). Note that by definition of P and U(x):
FP (x)i =
{
fi(xi−1) if i ∈ P ∩ U(x)
xi otherwise.
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The general iteration graph of a networkN is a digraph D(N) whose nodes are
the configurations x ∈ {0, 1}n of N and whose arcs are the (x, y) ∈ {0, 1}n × {0, 1}n
such that ∃P ⊆ V, p 6= ∅ y = FP (x). Each node of this graph has thus an outdegree
equal to the power set of V minus one (for the empty set), that is 2n − 1. Figures 1
and 2 picture the general iteration graphs of two particular networks, namely a
negative and a positive Boolean automata circuit of size 3 (Boolean automata circuits
are defined formally in the next section).
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Figure 1: General iteration graph of a negative Boolean automata circuit of size 3. Arcs
labeled by the empty set have been omitted. Arcs labeled by several subsets represent
several arcs labeled by one subset. The different fonts of arcs have been chosen for the sake
of clarity and not of meaning. The interaction graph of the network is pictured in the frame.
3 General iteration graph of a real network model
In [18], Sené studies a regulation network of size 12 modeling the floral morpho-
genesis of plant Arabidopsis thaliana. We will call this network the Mendoza network
for short because it was first introduced by Mendoza and Alvarez-Buylla [11]. With
a sequential update schedule this network has six fixed points. With the parallel
update schedule, Sené in [18] finds that it has the same six fixed points1 but also
seven limit cycles of period 2. Whereas the fixed points have some biological meaning
in that they correspond to effective or hypothetical cellular types, the limit cycles
are believed to have none a priori. In this section, we use general iteration graphs
to suggest an explanation of this difference observed between the behaviour of the
model and the known behaviour of the real network.
1It is well known and easy to see that all block-sequential updates of a network induce the same
fixed points.
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Figure 2: General iteration graph of a positive Boolean automata circuit of size 3.
Arcs labeled by the empty set have been omitted. Arcs labeled by several subsets
represent several arcs labeled by one subset. The label P is equivalent to the label
{0}, {1}, {2}, {0, 1}, {0, 2}, {1, 2}, {0, 1, 2}, i.e., the power set of {0, 1, 2} minus the empty
set. The different fonts of arcs have been chosen for the sake of clarity and not of meaning.
The interaction graph of the network is pictured in the frame.
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In [18], a simplified version of the Mendoza network is presented. Let us denote it
by N . The network N has only two strongly connected components. The rest of the
network contains no cycles so that after a certain number of time steps, the states
of all nodes not belonging to the two strongly connected components become fixed.
These components thus represent, in a sense, the “motor of the network dynamics”.
This is why, here, we focus on them and on the few eventual nodes that act directly on
them. We call N1 = (G1,F1) and N2 = (G2,F2) the two sub-networks corresponding
to the two strongly connected components of N and their surrounding nodes. Their
interaction graphs G1 and G2 are represented in figures 3 a. and 3 b., respectively.
Let us notice that as soon as node 3 of G2 is updated once, it takes the same state
as node 2 and neither of these two nodes ever changes states again. Therefore, we
can make out two different cases. The first one is when node 2 is initially in state 0
and the second one is when it is initially set to 1. Assuming node 3 is updated at
least once, to study the dynamics of N2, we only consider the eight configurations
x ∈ {0, 1}4 in which x2 = x3.
In the general iteration graphs of N1 and N2 represented in figures 3 c. and 3 d.,
appear the limit cycles that are induced by the parallel update schedule (shadowed
sub-graphs in figures 3 c. and 3 d.). These limit cycles of the sub-networks are respon-
sible for the limit cycles of the network N updated in parallel. Now, let us suppose
that although the network modeled by N is indeed updated in parallel, errors in the
updating order do occur from time to time. In order to analyse formally the chances
that one of these limit cycles has to be effectively observed, let us introduce some
very coarse notions of robustness and likeliness of a set of configurations. Our aim
here is only to give a rough intuition on the matter of these unexplained limit cycles.
We certainly do not claim to introduce some subtle and indisputable mathematical
tools to analyse general iteration graphs. Thus, although the following two functions
will serve us now as measures2 of, respectively, the robustness and the likeliness of a
set of configurations C ⊆ {0, 1}n, we believe that these notions surely call for much
finer definitions.
R(C) = 1
deg+(C)
P(C) =
deg−(C)
TC
Above, TC is the number of arcs (x, y) in D(N) that are not between configurations
of C (x, y /∈ C) and deg+(C) = |{(x, y) | x ∈ C, y /∈ C}|. For the set of configurations
that are shadowed in figures 3 c. and 3 d., the value of R(·) is smaller than 1 and
the value of P(·) is null. On the contrary, for all fixed points x in these figures,
R({x}) = 1/0 = ∞ is obviously maximal and P(x) > 0. In other words, fixed
points appear to be “robust” and “likely” in the sense that many arcs lead to them
and no arcs leave them. As for limit cycles, on the contrary, not only very few
arcs of the general iteration graphs lead to them but also, all of their outgoing arcs
lead to configurations that do not belong to them. Thus, starting in one arbitrary
configuration, the network has very few chances to end in a configuration belonging
to a limit cycle and if ever it does, the chances are that it will leave it very quickly.
Assuming that it is doubtful that real networks such as the one commanding the floral
morphogenesis of Arabidopsis thaliana may obey infallibly the exact same (block-
sequential) updating order of their elements, this, we believe, may be interpreted as
2Note that, strictly speaking R and P are not mathematical measures.
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Figure 3: Sub-networks N1 = (G1,F1) and N2 = (G2,F2) of the Mendoza network and
their dynamics. Figures a. and b. picture the interaction graphs G1 and G2. Nodes 0, 1, 2 of
G1 represent, respectively, genes AP3, BFU, PI (see [18]). Nodes 0, 1, 2, 3 of G2 represent,
respectively, genes AP1, AG, EMF1, TFL1. Figures c. and d. represent the general itera-
tion graphs D(N1) and D(N2) of the sub-networks N1 and N2. In these graphs, for the sake
of clarity, we have represented n > 1 arcs with the same beginning and ending as one unique
arc labelled by n. We have omitted the subset labels. In figure d. there are two separate
graphs. The one on the left corresponds to the case where nodes 2 and 3 of G2 are both in
state 0 and the one on the right to the case where they are both in state 1. In all general
iteration graphs of figures c. and d., shadowed subgraphs correspond to limit cycles of N1
or N2 that are observed with the parallel update schedule.
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evidence of the fact that the limit cycles of the Mendoza network observed with the
parallel update schedule are highly improbable to be reached and maintained over
time, contrary to its fixed points.
4 Boolean automata circuits
A circuit of size n is a directed graph that we will denote by Cn = (V,A). We
will consider that its set of nodes, V = {0, . . . , n− 1}, corresponds to the the set of
elements of Z/nZ so that, considering two nodes i and j, i + j designates the node
i + j mod n. The circuits set of arcs is then A = {(i, i + 1) | 0 ≤ i < n}. Let
id be the identity function (∀a ∈ {0, 1}, id(a) = a) and neg the negation function
(∀a ∈ {0, 1}, neg(a) = ¬a = 1 − a). A Boolean automata circuit of size n
is a network whose interaction graph is a circuit and whose set of local transition
functions is included in {id, neg}. For this particular instance of a Boolean automata
network, the update rule given by equation 1 simplifies to:
x′j = fj(xi−1). (2)
With the restriction on the local transition functions, fi ∈ {id, neg}, we do not loose
any generality. Indeed, if at least one of the nodes of the circuit, say node i, has a
constant local function then its incoming arc is useless. Node i does not depend on
node i− 1 and we no longer are looking at a “real” circuit. Note that arcs (i, i+ 1)
such that fi+1 = id (resp. fi+1 = neg) are positive (resp. negative). A Boolean
automata circuit C and the circuit associated, Cn = (V,A), are said to be positive
(resp. negative) if the number of negative arcs of A is even (resp. odd).
Let C = (Cn, {fi | i ∈ V }) be a Boolean automata circuit of size n. In the sequel,
we will make substantial use of the following function:
F [j, i] =
{
fj ◦ fj−1 ◦ . . . ◦ fi if i ≤ j
fj ◦ fj−1 ◦ . . . ◦ f0 ◦ fn−1 ◦ . . . ◦ fi if j < i
Because ∀k, fk ∈ {id, neg}, F [j, i] is injective. Also, note that if C is positive then
∀j, F [j + 1, j] = id and if, on the contrary, C is negative then ∀j, F [j + 1, j] = neg.
General iteration graphs of Boolean automata circuits
In this section, we enumerate some preliminary results and eventually drive from
them a description of the general iteration graph of any Boolean automata circuit.
We will use the following notations: ∀a ∈ {0, 1}, ¬a = neg(a) = 1 − a and
∀x = (x0, . . . , xn−1) ∈ {0, 1}n, x = (¬x0, . . . ,¬xn−1) (not to be confused with the
complementary A = {a /∈ A} of a set A).
The first result of this section will allow us to focus later on just one instance of
all Boolean automata circuit of given sign and size.
Lemma 4.1 If C and C ′ are two Boolean automata circuits of same sign and size,
then their general iteration graphs D(C) and D(C ′) are isomorphic.
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Proof Suppose C = (Cn,F = {fi}) and C ′ = (Cn,G = {gi}) are two Boolean
automata circuits of same sign and size n. We define the function σ : {0, 1}n →
{0, 1}n satisfying the following:
σi(x) =
{
xi if G[0, i+ 1] = id
¬xi if G[0, i+ 1] = neg.
Let x ∈ {0, 1}n, P ⊆ V = {0, . . . , n − 1}, y = GP (σ(x)) and z = σ(FP (x)). Then
by definition of y and z, ∀i ∈ V , the following holds:
yi =

σi(x) =
{
xi if (A) ⇔ i /∈ P and G[0, i+ 1] = id
¬xi if (B) ⇔ i /∈ P and G[0, i+ 1] = neg
gi(σi−1(x)) =

xi−1 if (C) ⇔ i ∈ P and
{
gi = id and G[0, i] = id
gi = neg and G[0, i] = neg
¬xi−1 if (D) ⇔ i ∈ P and
{
gi = neg and G[0, i] = id
gi = id and G[0, i] = neg
and
zi =

FP (x) =
{
xi if (A)
xi−1 if (E) ⇔ G[0, i+ 1] = id and i ∈ P
¬FP (x) =
{
¬xi if (B)
¬xi−1 if (H) ⇔ G[0, i+ 1] = neg and i ∈ P
Because G[0, i + 1] = G[0, i + 1] ◦ gi ◦ gi = G[0, i] ◦ gi, it holds that (C) ⇔ [i ∈
P and G[0, i + 1] = id] ⇔ (E) and for similar reasons (D) ⇔ (H). As a result,
y = z and so does Lemma 4.1. 
Following Lemma 4.1 we define the representative of all positive Boolean automata
circuits of size n as the circuit that has no negative arcs (∀i < n, fi = id). We call
this circuit the canonical positive circuit. The canonical negative circuit of size
n may be defined as the circuit C = (Cn,F = {fi = id | 0 < i < n} ∪ {f0 = neg}).
However, in most of the proofs that follow, for the sake of simplicity and because
the negative case is very similar to the positive case, we concentrate on positive
Boolean automata circuits. The two following result appear in [13]. They describe
some useful properties of the function U(·). The first one of them is infered from
the fact that if y = F (x), then i ∈ U(x) ⇔ xi 6= fi(xi−1) = yi ⇔ fi+1(xi) = yi+1 6=
fi+1(yi)⇔ i+ 1 ∈ U(y).
Lemma 4.2 Let C = (Cn,F) be a Boolean automata circuit of size n. Then, ∀x ∈
{0, 1}n, U(F (x)) = {i ∈ V | i − 1 ∈ U(x)} so that ∀k ∈ N, u(x) = u(F (x)) =
u(F k(x)).
Lemma 4.3 Let C be a Boolean automata circuit of size n. If C is positive then
∀x ∈ {0, 1}n, u(x) is even and if C is negative then ∀x ∈ {0, 1}n, u(x) is odd.
Proof Let u = u(F (x)) = u(F k(x)), ∀k ∈ N. Then, for any i ∈ V ,
u = |{k ≤ n | i ∈ U(F k(x))}|.
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And since
Fn(x)i = F [i, i+ 1](xi) =
{
xi if F [i, i+ 1] = id i.e., if C is positive,
¬xi if F [i, i+ 1] = neg i.e., if C is negative,
when F is applied iteratively n times, every node i ∈ V must change states an even
(resp. odd) number u of times if C is positive (resp. negative). 
Focusing on the canonical positive Boolean automata circuit of size n and on its
configurations of the form X = (10)k0n−2k which clearly satisfy u(X) = 2 · k, we
derive (extending the result to the negative case and using Lemma 4.1) that:
umax = max{u(x) | x ∈ {0, 1}n}
=
{
n if C is positive (resp. negative) and n even (resp. odd),
n− 1 if C is positive (resp. negative) and n odd (resp. even).
As for umin = min{u(x) | x ∈ {0, 1}n}, it clearly equals 0 when C is positive and 1
when it is negative. .
N being a Boolean automata network of size n, we define the following binary
relations between configurations x, y ∈ {0, 1}n of N :
x → y ⇔ ∃P ⊆ V, y = FP (x).
x
∗↔ y ⇔ x ∗→ y and y ∗→ x
where ∗→ is the reflexive and transitive closure of →. Thus, x → y is equivalent
to the existence of the arc (x, y) in D(N) and x ∗→ y is equivalent to there being
an oriented path in D(N) from x to y. The two following lemmas characterise the
relations ∗→ and ∗↔.
Lemma 4.4 Let C be a Boolean automata circuit of size n. Then, ∀x, y ∈ {0, 1}n,
u(x) = u(y) ⇒ x ∗↔ y.
Proof We prove Lemma 4.4 in the case where C is the canonical Boolean automata
circuit of size n. First note that because ∀i, fi = id, it holds that ∀i ∈ U(x), xi 6=
xi−1. Note also that F (x0, . . . , xn−2, xn−1) = (xn−1, x0 . . . , xn−2). As a result, for
any configuration x such that u(x) = k, there exists integers a1, . . . , ak, b1, . . . , bk
such that:
x
∗↔ x′ = 1a10b11a20b2 . . . 1ak0bk . (3)
Indeed, if x is not already in the form of the configuration x′ above, then ∃a ∈
N, x = x0 . . . xn−2−a01a and/or ∃b ∈ N, x = 0b1xb . . . xn−1. In the first case,
x′ = F a(x) = 1ax0 . . . xn−2−a0 and in the second x′ = Fn−b(x) = 1xb . . . xn−10b.
Now, define X = (10)k0n−2k. We claim that for any x in the form of x′ in (3),
x
∗↔ X so that, as a consequence, ∀x, y ∈ {0, 1}n, u(x) = u(y) = k ⇒ x ∗↔ X ∗↔ y.
Define the k-uples n(x) = (n − bk, a1, . . . , ak) and order them lexicographically. If
x = 1a10b11a20b2 . . . 1ak0bk is such that n(x) > n(X) = (2k − 1, 1, . . . , 1), then there
exists x′ = 1a′10b′11a′20b′2 . . . 1a′k0b′k such that n(x′) < n(x). Indeed, first suppose that
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∃i ≤ k, ai > 1, i.e., x = 1a10b1 . . . 0bi−111ai−10bi . . . 1ak0bk . Let j =
∑i−1
l=1 al + bl be
the first node of the ith section of 1s in x and let
x′ = F {j}(x) = 1a10b1 . . . 0bi−101ai−10bi . . . 1ak0bk .
Then, n(x′) = (n− bk, a1, . . . , ai− 1, ai− 1, ai+1, . . . , ak) < n(x). Now, suppose that
∀i ≤ k, ai = 1: x = 10b110b21 . . . 0bk−110bk . Let j =
∑k−1
l=1 1 + bl = n − bk be the
first and only node of the kth section of 1s in x and let
x′′′ = F {n−2=j+bk−1} ◦ . . . ◦ F {j+1}(x) = x0 . . . xj−bk−1−10bk−111bk−10,
x′′ = F {n−3} ◦ . . . ◦ F {j+1} ◦ F {j}(x′′′) = x0 . . . xj−bk−1−10bk−10bk−110 and
x′ = F 2(x′′) = 10x0 . . . xj−bk−1−10
bk−1+bk−1.
We have supposed above that bk−1 > 1. If it isn’t, we can always consider the
configuration F bk+1(x) instead of x. Then, n(x′) = (n − bk − bk−1 + 1, 1, . . . , 1) <
n(x) = (n− bk, 1, . . . , 1). By induction on n(x), we derive from this that x ∗→ X. In
a similar manner we show that X ∗→ x and we are done. 
Lemma 4.5 Let C be a Boolean automata circuit of size n. Then ∀x, y ∈ {0, 1}n,
u(x) > u(y) ⇒ [x ∗→ y] ∨ ¬[y ∗→ x].
Proof Again, let us prove Lemma 4.5 in the case where C is the canonical positive
circuit. Considering Lemma 4.4, the first part of Lemma 4.5, when u(y) > 0, comes
from:
X = (10)k.10.0n−2k−2 ∗→ Y = F {2k}(X) = (10)k0n−2k
where u(X) = 2 · (k + 1) and u(Y ) = 2 · k. If u(y) = 0, let X = 10n−1. Then,
necessarily, y = 0n = F {0}(X) or y = 1n = F {n−1} ◦ . . . ◦ F {2} ◦ F {1}(X). Now,
suppose that the second part of Lemma 4.5 is false. Again, from Lemma 4.4, this
means that
Y = (10)k.00.0n−2k−2k ∗→ X = (10)k.10.0n−2k−2. (4)
But as it is easy to see that although the sizes of sections of consecutive 1s can be
increased or decreased “at will”, these sections cannot be made to appear inside a
section of consecutive 0s. Equation 4 is therefore impossible. 
Following Lemma 4.5, we may notice that u(·) serves as an obvious potential function.
Informally, the most robust and likely (in the sense mentioned in section 3) or most
stable configurations x are those of lesser potential u(x).
Lemma 4.6 Let C be a Boolean automata circuit of size n and let Uk = {x ∈
{0, 1}n | u(x) = k}. Then, for any k ≤ umax,
uk = |Uk| = 2×
(
n
k
)
.
Proof A configuration x such that u(x) = k is completely defined by the set
U(x) = {i1, . . . , ik} and by the value of the state of one node, say nodes i1 (indeed,
∀i /∈ U(x), xi = fi(xi−1), and ∀i ∈ U(x), xi 6= fi(xi−1)). Lemma 4.6 comes from the
fact that there are
(
n
k
)
ways to choose the k nodes of U(x) and 2 ways to choose the
state of node i1 (either 1 or 0). 
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Note that u(x) = 0 is equivalent to x being a fixed point and as it is well known and
easy to see that a positive circuit has two fixed points x and x (x = 0n and x = 1n
in the case of the canonical positive circuit). This confirms u0 = 2×
(
n
0
)
= 2. In the
negative case, according to Lemma 4.6, the set of configurations of minimal u(·) is
of size 2× (n1) = 2 · n. In the general case, following Lemma 4.6, we may notice, as
did the authors of [13], that if x ∈ Uk, then x ∈ Uk.
Resulting from the previous remarks and lemmas, the general iteration graph
D(C) representing the dynamics of any Boolean automata circuit C can be repre-
sented by a layered graph as in figure 4. Layer of k ≤ umax of this graph contains
all configurations of Uk.
xx x(1)
Umax = U2·bn
2
c
Umax−1
Umax−2
U2
Umin = U0
D(C) when C is a positive circuit of size n
Umax−1
Umax−2
U3
Umin = U1
Umax = U2·dn
2
e−1
D(C) when C is a positive circuit of size n
x(2) x
(2n)
Figure 4: General iteration graphs D(C) of an arbitrary positive Boolean automata circuit
C of size n (on the left) and of an arbitrary negative Boolean automata circuit C of size n
(on the right).
In [13], Remy et al. concentrated on synchronous and asynchronous updates.
They called, respectively, “synchronous graph” and “asynchronous graph” the iter-
ation graphs of circuits with these updates. Both these graphs are sub-graphs of
the general iteration graph of a circuit. More precisely, arcs of a synchronous graph
are the arcs of the general iteration graph that are labeled by V and arcs of the
asynchronous graphs are the arcs of the general iteration graphs that are labeled by
a subset P ⊆ V containing just one node (|P | = 1). As we did here for general itera-
tion graphs, Remy et al. showed that synchronous and asynchronous graphs are also
layered graphs whose layers are characterised by the value of u(·). Let us seize the
opportunity here to mention with no further detail that in [4], we described exhaus-
tively the synchronous graph by focusing on and characterising attractors and in [13]
the authors do the same thing by different means exploiting the sets Uk, k ≤ umax.
The descriptions produced by these two analyses of the dynamics of circuits updated
in parallel are necessarily different but combining them yields some supplementary
precisions concerning the sets U(x) for configurations x belonging to attractors of
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Boolean automata circuits updated synchronously.
In [21], Thomas formulated two conjectures establishing the relationship thought
to exist between the structure of a network and its dynamical behaviour. The first
of these conjectures claiming that a network needs to contain positive circuits in
order for it to have fixed points, is now a well known fact that has been proven true
in many contexts [12, 8, 19, 20, 2, 14, 10] (it is besides confirmed again by the fact
that there are no u(x) = 0 potential configurations of a negative circuit). The second
conjecture, on the other hand, states that negative circuits are necessary to have limit
cycles. This also has been proven in some contexts [12, 8, 19, 9, 15, 16, 17, 14, 10]
However, in our context of Boolean automata networks, the results we found in [4]
and in [6] have proven it to be false. Indeed, we have shown that positive Boolean
automata networks updated with block-sequential update schedules do have limit
cycles as long as the update schedule is not one of the n sequential update schedules
s such that ∃i ≤ n, s(i) = 0, s(i+1) = 1, . . . , s(i+n−1) = n−1. This inconsistency
of our model with those in agreement with the second Thomas conjecture disappears
if we consider, as we did earlier, that it is highly improbable that no errors ever occur
in the fixed update order. If we do, then, as the general iteration graphs of circuits
signify, fixed points having the least potential are almost the only possible outcome
of the evolution of an isolated positive circuit.
5 Discussion
Assuming that neither total asynchrony nor perfect obedience to a block-sequential
update mode are probable, we believe that general iteration graphs convey more real-
istic information on a network dynamics than do simple iteration graphs of particular
block-sequential update schedules. Indeed, as we have endeavoured to show through
the analyses of the Mendoza network in Section 3 and of arbitrary circuits in Sec-
tion 4, they reveal that some behaviours of networks that seam dynamically stable
with a specific block-sequential update mode, become very less stable when the up-
date mode may occasionally be disrupted. This is particularly clear with Boolean
automata circuits for which, as we have seen above, there exists a rather straight-
forward potential function of network configurations. For more elaborate networks
such as the Mendoza network, it is less obvious. From the functions of robustness
and likeliness that we have defined in Section 3, however unsubtle may they be,
we have still managed to derive that some attractors that are made possible by a
given block-sequential update schedule may be much less probable and thus much
less meaningful from a biological point of view than others. We wish, however, to
develop and refine these notions of robustness and likeliness in the hope of extending
the potential function of circuits to other networks.
General iteration graphs have one major drawback: their sizes. They have 2n
nodes and 2n × (2n − 1) arcs (where n is the network size), that is, 2n − 1 arcs more
than iteration graphs of block-sequential update schedules. This problem has yet
to be dealt with before we may start considering to compute the general iteration
graphs of arbitrary networks whose sizes may be much bigger than, for instance,
the ones of the two strongly connected components of the Mendoza network that we
have studied in Section 3. However, like Thomas [21], we believe that understanding
exhaustively the dynamics of circuits is a step towards building an understanding of
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that of arbitrary networks. The knowledge of the general iteration graphs of circuits
that we now have may allow us eventually to bypass the costly construction of the
general iteration graphs of other networks by focusing on these motifs in the networks
structures.
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Abstract
This article is set in the field of regulation networks modeled by discrete dy-
namical systems. It focuses on Boolean automata networks. In such networks,
there are many ways to update the states of every element. When this is done
deterministically, at each time step of a discretised time flow and according to
a predefined order, we say that the network is updated according to a block-
sequential update schedule (blocks of elements are updated sequentially while,
within each block, the elements are updated synchronously). Many studies,
for the sake of simplicity and with some biologically motivated reasons, have
concentrated on networks updated with one particular block-sequential update
schedule (more often the synchronous/parallel update schedule or the sequen-
tial update schedules). The aim of this paper is to give an argument formally
proven and inspired by biological considerations in favour of the fact that the
choice of a particular update schedule does not matter so much in terms of the
possible and likely dynamical behaviours that networks may display.
Keywords: Discrete dynamical system, regulation network, positive and negative
circuit, asymptotic dynamical behaviour, attractor, potential, update schedule.
1 Introduction
As many studies have already emphasised [7, 1, 5, 6], amongst the features of
discrete models of regulation networks that impact significantly on their dynami-
cal behaviour are their update schedules. Generally speaking, an update schedule
specifies when the elements of the network are updated throughout the flow of discre-
tised time. Block-sequential update schedules are amongst the most famous. Their
characteristic is to update all elements deterministically and exactly during a fixed
amount of time. It is well known that different block-sequential update schedules
yield different dynamical behaviours of networks. Thus, the choice of one specific
block-sequential update schedule cannot be justified reasonably solely by its defini-
tion itself. From the biological point of view, the lack of knowledge concerning the
order of gene regulations does not help either in giving an argument in favour of
one iteration mode rather than another. Biologists, however, tend to agree that the
probability that all genes involved in a same cellular physiological function evolve
synchronously is almost null, particularly considering the plausible presence of noise.
Furthermore, it does not seem reasonable to think that all genes (and their expres-
sions) are subjected to a particular genetic biological clock and that the biological
1
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clocks of all genes are synchronised although a total lack of synchronicity appears to
be on the whole rather unlikely as well.
In order to bypass the problem of the choice of update schedule, we suggest here to
show that many of the dynamical behaviours induced by particular block-sequential
update schedules are in fact meaningless artefacts in a sense that we will clarify.
On the contrary, certain sets of network configurations are indeed stable enough to
resist to likely perturbations of the update order. Fixed points are well-known and
simple examples of these stable configurations. To point this out, we define general
iteration graphs that contain all the information concerning all possible deterministic
dynamical behaviours of a network.
Our study is carried out on the discrete models of regulation networks that are
Boolean automata networks. These networks are described in Section 2. In section 3,
with the intent of proving the pertinence of general iteration graphs, we analyse the
general iteration graph of a real network. Section 4 focuses on Boolean automata
circuits, that is networks whose underlying structures are circuits. Special atten-
tion is payed to these particular networks in this document. The reason is that
circuits, as Thomas discovered in 1981 [21], play an important role in the dynamics
of networks containing them. One way to see this is to note that a network whose
underlying interaction graph is a tree or more generally a graph without circuits can
only eventually end up in a configuration that will never change over time (a fixed
point). A network with retroactive loops, on the contrary, will exhibit more diverse
dynamical behaviour patterns. Thomas [21] formulated conjectures concerning the
role of positive (i.e., with an even number of inhibitions) and negative (i.e., with an
odd number of inhibitions) circuits in the dynamics of regulation networks. At the
end of section 4, we discuss how our work agrees with them.
2 Definitions, and notations
Boolean automata networks
We define a Boolean automata network to be a couple N = (G,F) where
G = (V,A) is the interaction graph of the network and F = {fi | i ∈ V } is its set
of local transition functions. The elements of the network are represented by the
nodes of G (in the sequel we will sometimes identify a network with its interaction
graph). Each one of them has a Boolean state that may change over time. It is
either active (its state is 0) or inactive (its state is 1). If the size of N is n, i.e.,
if |V | = n, vectors in {0, 1}n are called configurations or (global) states of N .
In the interaction graph G, an arc (i, j) ∈ A indicates that the state of the element
or node j ∈ V depends on that of the node i ∈ V . The local transition function
fj : {0, 1}n → {0, 1} ∈ F indicates how. More precisely, starting in a configuration
x ∈ {0, 1}n, if the state xj of node j is updated, it becomes
x′j = fj(x).
The local transition functions of a network are supposed to be monotonous and if
(i, j) ∈ A, then, when
∀(x0, . . . , xn−1) ∈ {0, 1}n,
fj(x0, . . . , xi = 1, . . . , xn−1) ≥ fj(x0, . . . , xi = 0, . . . , xn−1),
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node i is said to be an activator of node j and the arc (i, j) ∈ A is said to be positive
(it is labeled by ⊕). Otherwise, i is said to be an inhibitor of j and the arc (i, j) ∈ A
is said to be negative (it is labeled by 	). As the function fj only depends on the
coefficients xi of x that correspond to states of incoming neighbours i of node j, we
consider it to be a function of {0, 1}|V −j | → {0, 1}, where V −j = {i | (i, j) ∈ A}, and
we write the following:
x′j = fj(xi | i ∈ V −j ). (1)
Block-sequential update schedules
The elements and the interactions of a network being specified, one last point
needs to be clarified in order to define completely a network and in particular the
way it evolves over time, that is, when is the state of each node j updated?
Networks are often associated to an update or iteration schedule that specifies
the order according to which the nodes are updated. One of the most common
deterministic update schedules are block-sequential update schedules. These
update schedules can be defined formally by a function s : V → {0, . . . , |V | − 1}.
Then, s(i) represents the date of update of node i within one unitary time step (i.e.,
between a time step t and the following time step t + 1). At the end of each time
step, all nodes of the network have been updated exactly once since the previous time
step. Without loss of generality, we suppose that s allows for no “waiting period”
within a time step: min{s(i) | i ∈ V } = 0 and ∀t, 0 ≤ t < n − 1, ∃i ∈ V, s(i) =
t + 1 ⇒ ∃j ∈ V, s(j) = t. The update schedule called synchronous or parallel
is denoted by pi. It is such that ∀i ∈ V, pi(i) = 0. An update schedule s is said to
be sequential when it updates only one node at a time: ∀i, j ∈ V , s(i) 6= s(j), i.e.,
∀t, 0 ≤ t < n,∃i ∈ V, s(i) = t. There are n! different sequential update schedules
of a set of n nodes. Block-sequential update schedules take there name from the
fact that they define blocks Bsk = {i ∈ V | s(i) = k} of nodes that are updated
synchronously while the blocks are updated sequentially. From [3], we know that
the number of different block-sequential update schedules of size n is given by the
following formula:
B(n) =
n−1∑
k=0
(
n
k
)
B(k)
(that is, the number of lists of sets of elements taken in a set of size n).
As a finite sized network N = (G,F) has a finite number of configurations, with
a deterministic (block-sequential) update mode s, it necessarily ends up looping on a
certain set of configurations A ⊆ {0, 1}n (where n is still the network size). All such
sets A of configurations that a network may reach after a certain number of steps and
that it can then never leave are called the attractors of the network updated with
th specific update schedule s. For any initial configuration x(0) ∈ {0, 1}n, let x(t)
be the configuration of the network after t steps of time during which the updates
of nodes have been performed according to the local transition functions of F and
to the update schedule s. Then, an attractor of N is a set of p ∈ N configurations
x(t), x(t+ 1), . . . , x(t+ p− 1), such that ∀t′ > 0, x(t+ t′) = x(t+ t′ mod p). If, in
addition, there is no d < p satisfying ∀t′, x(t′+ d) = x(t′), then the attractor is said
to have a period equal to p. Attractors of period 1 are usually called fixed points
and other attractors (attractors of period greater than 1) are called limit cycles.
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Now, the formalism described above implies that within one unitary time step,
the network undergoes in reality several update stages, one for the update of each
block Bsk = {i ∈ V | s(i) = k} (except when the update schedule is the parallel
schedule which defines only one block). Observing this way the network only at
regular intervals corresponding to one unitary time step rather than observing it
each time an update occurs makes sense since during each of these intervals, the
sequence of events that occurs is always the same. However, although the choice
of the moment of observation (after the last block Bsk has been updated) is a priori
arbitrary, its consequence is to distinguish update schedules that could reasonably be
identified. Indeed, let s and s′ be two update functions of V → {0, . . . , n} such that
smax = max{s(i)} and ∃∆ ∈ N, ∀i ∈ Bsk, s′(i) = k + ∆ mod smax. Obviously, the
formal definition of block-sequential update schedules we gave above distinguishes
between s and s′ and indeed s and s′, seen as block-sequential update schedules, may
in appearance induce very dissimilar dynamical behaviours of the network: the state
of the network just after the nodes of Bssmax are updated may often be different from
the state of the network just after the nodes of Bsmax−∆ are updated. Yet, when
applied repeatedly, s from s′ only differ by the very first element they update. If we
identify all such update schedules, the number of different block-sequential update
schedules becomes the following:
B′(n) =
n∑
k=0
1
k
· S(n, k)
where S(n, k) = k · (S(n − 1, k − 1) + S(n − 1, k)) is the number of lists of k sets
of elements taken in a set of size n, i.e., the number of surjections of {1, . . . , n} →
{1, . . . , k}.
With this new definition, a network updated with a block-sequential update
schedule needs to be observed after each update of a subset of its nodes. Keeping
this way of observing a network, we generalise the notion of updating by loosing the
condition on the order with which nodes are updated. For any subset P ⊆ V we
define the global transition function relative to P , FP : {0, 1}n → {0, 1}n:
∀x ∈ {0, 1}n, ∀i ∈ V, FP (x)i =
{
xi if i /∈ P
fi(xi−1) if i ∈ P.
When P = V , we write F = FP and F k = F ◦ F k−1 (F 1 being F ). F is the global
transition function of a network with n elements updated with the parallel update
schedule. In the sequel, we make substantial use of the following notation:
∀x ∈ {0, 1}n, U(x) = {i ∈ V | xi 6= fi(xi−1)} and u(x) = |U(x)|.
In other words, when the network is in configuration x, U(x) (which was called call
for updating and noted Updx(x) in [13]) refers to the set of nodes that are unstable
in the sense that their states can change (but do not necessarily, this depends on the
subset P ). Note that by definition of P and U(x):
FP (x)i =
{
fi(xi−1) if i ∈ P ∩ U(x)
xi otherwise.
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The general iteration graph of a networkN is a digraph D(N) whose nodes are
the configurations x ∈ {0, 1}n of N and whose arcs are the (x, y) ∈ {0, 1}n × {0, 1}n
such that ∃P ⊆ V, p 6= ∅ y = FP (x). Each node of this graph has thus an outdegree
equal to the power set of V minus one (for the empty set), that is 2n − 1. Figures 1
and 2 picture the general iteration graphs of two particular networks, namely a
negative and a positive Boolean automata circuit of size 3 (Boolean automata circuits
are defined formally in the next section).
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Figure 1: General iteration graph of a negative Boolean automata circuit of size 3. Arcs
labeled by the empty set have been omitted. Arcs labeled by several subsets represent
several arcs labeled by one subset. The different fonts of arcs have been chosen for the sake
of clarity and not of meaning. The interaction graph of the network is pictured in the frame.
3 General iteration graph of a real network model
In [18], Sené studies a regulation network of size 12 modeling the floral morpho-
genesis of plant Arabidopsis thaliana. We will call this network the Mendoza network
for short because it was first introduced by Mendoza and Alvarez-Buylla [11]. With
a sequential update schedule this network has six fixed points. With the parallel
update schedule, Sené in [18] finds that it has the same six fixed points1 but also
seven limit cycles of period 2. Whereas the fixed points have some biological meaning
in that they correspond to effective or hypothetical cellular types, the limit cycles
are believed to have none a priori. In this section, we use general iteration graphs
to suggest an explanation of this difference observed between the behaviour of the
model and the known behaviour of the real network.
1It is well known and easy to see that all block-sequential updates of a network induce the same
fixed points.
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{0}
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{2}
{0}
PP
{1, 2}, {0, 1, 2}
{0, 2}, {0, 1, 2} {1, 2}, {0, 1, 2}
{0, 2}, {0, 1, 2}
{0, 1}, {0, 1, 2}
{0, 1}, {0, 1, 2}
{1}, {0, 1} {2}, {1, 2}
{0}, {0, 2}
{0}, {0, 2}
{2}, {1, 2}
{1}, {0, 1}
Figure 2: General iteration graph of a positive Boolean automata circuit of size 3.
Arcs labeled by the empty set have been omitted. Arcs labeled by several subsets
represent several arcs labeled by one subset. The label P is equivalent to the label
{0}, {1}, {2}, {0, 1}, {0, 2}, {1, 2}, {0, 1, 2}, i.e., the power set of {0, 1, 2} minus the empty
set. The different fonts of arcs have been chosen for the sake of clarity and not of meaning.
The interaction graph of the network is pictured in the frame.
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In [18], a simplified version of the Mendoza network is presented. Let us denote it
by N . The network N has only two strongly connected components. The rest of the
network contains no cycles so that after a certain number of time steps, the states
of all nodes not belonging to the two strongly connected components become fixed.
These components thus represent, in a sense, the “motor of the network dynamics”.
This is why, here, we focus on them and on the few eventual nodes that act directly on
them. We call N1 = (G1,F1) and N2 = (G2,F2) the two sub-networks corresponding
to the two strongly connected components of N and their surrounding nodes. Their
interaction graphs G1 and G2 are represented in figures 3 a. and 3 b., respectively.
Let us notice that as soon as node 3 of G2 is updated once, it takes the same state
as node 2 and neither of these two nodes ever changes states again. Therefore, we
can make out two different cases. The first one is when node 2 is initially in state 0
and the second one is when it is initially set to 1. Assuming node 3 is updated at
least once, to study the dynamics of N2, we only consider the eight configurations
x ∈ {0, 1}4 in which x2 = x3.
In the general iteration graphs of N1 and N2 represented in figures 3 c. and 3 d.,
appear the limit cycles that are induced by the parallel update schedule (shadowed
sub-graphs in figures 3 c. and 3 d.). These limit cycles of the sub-networks are respon-
sible for the limit cycles of the network N updated in parallel. Now, let us suppose
that although the network modeled by N is indeed updated in parallel, errors in the
updating order do occur from time to time. In order to analyse formally the chances
that one of these limit cycles has to be effectively observed, let us introduce some
very coarse notions of robustness and likeliness of a set of configurations. Our aim
here is only to give a rough intuition on the matter of these unexplained limit cycles.
We certainly do not claim to introduce some subtle and indisputable mathematical
tools to analyse general iteration graphs. Thus, although the following two functions
will serve us now as measures2 of, respectively, the robustness and the likeliness of a
set of configurations C ⊆ {0, 1}n, we believe that these notions surely call for much
finer definitions.
R(C) = 1
deg+(C)
P(C) =
deg−(C)
TC
Above, TC is the number of arcs (x, y) in D(N) that are not between configurations
of C (x, y /∈ C) and deg+(C) = |{(x, y) | x ∈ C, y /∈ C}|. For the set of configurations
that are shadowed in figures 3 c. and 3 d., the value of R(·) is smaller than 1 and
the value of P(·) is null. On the contrary, for all fixed points x in these figures,
R({x}) = 1/0 = ∞ is obviously maximal and P(x) > 0. In other words, fixed
points appear to be “robust” and “likely” in the sense that many arcs lead to them
and no arcs leave them. As for limit cycles, on the contrary, not only very few
arcs of the general iteration graphs lead to them but also, all of their outgoing arcs
lead to configurations that do not belong to them. Thus, starting in one arbitrary
configuration, the network has very few chances to end in a configuration belonging
to a limit cycle and if ever it does, the chances are that it will leave it very quickly.
Assuming that it is doubtful that real networks such as the one commanding the floral
morphogenesis of Arabidopsis thaliana may obey infallibly the exact same (block-
sequential) updating order of their elements, this, we believe, may be interpreted as
2Note that, strictly speaking R and P are not mathematical measures.
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Figure 3: Sub-networks N1 = (G1,F1) and N2 = (G2,F2) of the Mendoza network and
their dynamics. Figures a. and b. picture the interaction graphs G1 and G2. Nodes 0, 1, 2 of
G1 represent, respectively, genes AP3, BFU, PI (see [18]). Nodes 0, 1, 2, 3 of G2 represent,
respectively, genes AP1, AG, EMF1, TFL1. Figures c. and d. represent the general itera-
tion graphs D(N1) and D(N2) of the sub-networks N1 and N2. In these graphs, for the sake
of clarity, we have represented n > 1 arcs with the same beginning and ending as one unique
arc labelled by n. We have omitted the subset labels. In figure d. there are two separate
graphs. The one on the left corresponds to the case where nodes 2 and 3 of G2 are both in
state 0 and the one on the right to the case where they are both in state 1. In all general
iteration graphs of figures c. and d., shadowed subgraphs correspond to limit cycles of N1
or N2 that are observed with the parallel update schedule.
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evidence of the fact that the limit cycles of the Mendoza network observed with the
parallel update schedule are highly improbable to be reached and maintained over
time, contrary to its fixed points.
4 Boolean automata circuits
A circuit of size n is a directed graph that we will denote by Cn = (V,A). We
will consider that its set of nodes, V = {0, . . . , n− 1}, corresponds to the the set of
elements of Z/nZ so that, considering two nodes i and j, i + j designates the node
i + j mod n. The circuits set of arcs is then A = {(i, i + 1) | 0 ≤ i < n}. Let
id be the identity function (∀a ∈ {0, 1}, id(a) = a) and neg the negation function
(∀a ∈ {0, 1}, neg(a) = ¬a = 1 − a). A Boolean automata circuit of size n
is a network whose interaction graph is a circuit and whose set of local transition
functions is included in {id, neg}. For this particular instance of a Boolean automata
network, the update rule given by equation 1 simplifies to:
x′j = fj(xi−1). (2)
With the restriction on the local transition functions, fi ∈ {id, neg}, we do not loose
any generality. Indeed, if at least one of the nodes of the circuit, say node i, has a
constant local function then its incoming arc is useless. Node i does not depend on
node i− 1 and we no longer are looking at a “real” circuit. Note that arcs (i, i+ 1)
such that fi+1 = id (resp. fi+1 = neg) are positive (resp. negative). A Boolean
automata circuit C and the circuit associated, Cn = (V,A), are said to be positive
(resp. negative) if the number of negative arcs of A is even (resp. odd).
Let C = (Cn, {fi | i ∈ V }) be a Boolean automata circuit of size n. In the sequel,
we will make substantial use of the following function:
F [j, i] =
{
fj ◦ fj−1 ◦ . . . ◦ fi if i ≤ j
fj ◦ fj−1 ◦ . . . ◦ f0 ◦ fn−1 ◦ . . . ◦ fi if j < i
Because ∀k, fk ∈ {id, neg}, F [j, i] is injective. Also, note that if C is positive then
∀j, F [j + 1, j] = id and if, on the contrary, C is negative then ∀j, F [j + 1, j] = neg.
General iteration graphs of Boolean automata circuits
In this section, we enumerate some preliminary results and eventually drive from
them a description of the general iteration graph of any Boolean automata circuit.
We will use the following notations: ∀a ∈ {0, 1}, ¬a = neg(a) = 1 − a and
∀x = (x0, . . . , xn−1) ∈ {0, 1}n, x = (¬x0, . . . ,¬xn−1) (not to be confused with the
complementary A = {a /∈ A} of a set A).
The first result of this section will allow us to focus later on just one instance of
all Boolean automata circuit of given sign and size.
Lemma 4.1 If C and C ′ are two Boolean automata circuits of same sign and size,
then their general iteration graphs D(C) and D(C ′) are isomorphic.
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Proof Suppose C = (Cn,F = {fi}) and C ′ = (Cn,G = {gi}) are two Boolean
automata circuits of same sign and size n. We define the function σ : {0, 1}n →
{0, 1}n satisfying the following:
σi(x) =
{
xi if G[0, i+ 1] = id
¬xi if G[0, i+ 1] = neg.
Let x ∈ {0, 1}n, P ⊆ V = {0, . . . , n − 1}, y = GP (σ(x)) and z = σ(FP (x)). Then
by definition of y and z, ∀i ∈ V , the following holds:
yi =

σi(x) =
{
xi if (A) ⇔ i /∈ P and G[0, i+ 1] = id
¬xi if (B) ⇔ i /∈ P and G[0, i+ 1] = neg
gi(σi−1(x)) =

xi−1 if (C) ⇔ i ∈ P and
{
gi = id and G[0, i] = id
gi = neg and G[0, i] = neg
¬xi−1 if (D) ⇔ i ∈ P and
{
gi = neg and G[0, i] = id
gi = id and G[0, i] = neg
and
zi =

FP (x) =
{
xi if (A)
xi−1 if (E) ⇔ G[0, i+ 1] = id and i ∈ P
¬FP (x) =
{
¬xi if (B)
¬xi−1 if (H) ⇔ G[0, i+ 1] = neg and i ∈ P
Because G[0, i + 1] = G[0, i + 1] ◦ gi ◦ gi = G[0, i] ◦ gi, it holds that (C) ⇔ [i ∈
P and G[0, i + 1] = id] ⇔ (E) and for similar reasons (D) ⇔ (H). As a result,
y = z and so does Lemma 4.1. 
Following Lemma 4.1 we define the representative of all positive Boolean automata
circuits of size n as the circuit that has no negative arcs (∀i < n, fi = id). We call
this circuit the canonical positive circuit. The canonical negative circuit of size
n may be defined as the circuit C = (Cn,F = {fi = id | 0 < i < n} ∪ {f0 = neg}).
However, in most of the proofs that follow, for the sake of simplicity and because
the negative case is very similar to the positive case, we concentrate on positive
Boolean automata circuits. The two following result appear in [13]. They describe
some useful properties of the function U(·). The first one of them is infered from
the fact that if y = F (x), then i ∈ U(x) ⇔ xi 6= fi(xi−1) = yi ⇔ fi+1(xi) = yi+1 6=
fi+1(yi)⇔ i+ 1 ∈ U(y).
Lemma 4.2 Let C = (Cn,F) be a Boolean automata circuit of size n. Then, ∀x ∈
{0, 1}n, U(F (x)) = {i ∈ V | i − 1 ∈ U(x)} so that ∀k ∈ N, u(x) = u(F (x)) =
u(F k(x)).
Lemma 4.3 Let C be a Boolean automata circuit of size n. If C is positive then
∀x ∈ {0, 1}n, u(x) is even and if C is negative then ∀x ∈ {0, 1}n, u(x) is odd.
Proof Let u = u(F (x)) = u(F k(x)), ∀k ∈ N. Then, for any i ∈ V ,
u = |{k ≤ n | i ∈ U(F k(x))}|.
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And since
Fn(x)i = F [i, i+ 1](xi) =
{
xi if F [i, i+ 1] = id i.e., if C is positive,
¬xi if F [i, i+ 1] = neg i.e., if C is negative,
when F is applied iteratively n times, every node i ∈ V must change states an even
(resp. odd) number u of times if C is positive (resp. negative). 
Focusing on the canonical positive Boolean automata circuit of size n and on its
configurations of the form X = (10)k0n−2k which clearly satisfy u(X) = 2 · k, we
derive (extending the result to the negative case and using Lemma 4.1) that:
umax = max{u(x) | x ∈ {0, 1}n}
=
{
n if C is positive (resp. negative) and n even (resp. odd),
n− 1 if C is positive (resp. negative) and n odd (resp. even).
As for umin = min{u(x) | x ∈ {0, 1}n}, it clearly equals 0 when C is positive and 1
when it is negative. .
N being a Boolean automata network of size n, we define the following binary
relations between configurations x, y ∈ {0, 1}n of N :
x → y ⇔ ∃P ⊆ V, y = FP (x).
x
∗↔ y ⇔ x ∗→ y and y ∗→ x
where ∗→ is the reflexive and transitive closure of →. Thus, x → y is equivalent
to the existence of the arc (x, y) in D(N) and x ∗→ y is equivalent to there being
an oriented path in D(N) from x to y. The two following lemmas characterise the
relations ∗→ and ∗↔.
Lemma 4.4 Let C be a Boolean automata circuit of size n. Then, ∀x, y ∈ {0, 1}n,
u(x) = u(y) ⇒ x ∗↔ y.
Proof We prove Lemma 4.4 in the case where C is the canonical Boolean automata
circuit of size n. First note that because ∀i, fi = id, it holds that ∀i ∈ U(x), xi 6=
xi−1. Note also that F (x0, . . . , xn−2, xn−1) = (xn−1, x0 . . . , xn−2). As a result, for
any configuration x such that u(x) = k, there exists integers a1, . . . , ak, b1, . . . , bk
such that:
x
∗↔ x′ = 1a10b11a20b2 . . . 1ak0bk . (3)
Indeed, if x is not already in the form of the configuration x′ above, then ∃a ∈
N, x = x0 . . . xn−2−a01a and/or ∃b ∈ N, x = 0b1xb . . . xn−1. In the first case,
x′ = F a(x) = 1ax0 . . . xn−2−a0 and in the second x′ = Fn−b(x) = 1xb . . . xn−10b.
Now, define X = (10)k0n−2k. We claim that for any x in the form of x′ in (3),
x
∗↔ X so that, as a consequence, ∀x, y ∈ {0, 1}n, u(x) = u(y) = k ⇒ x ∗↔ X ∗↔ y.
Define the k-uples n(x) = (n − bk, a1, . . . , ak) and order them lexicographically. If
x = 1a10b11a20b2 . . . 1ak0bk is such that n(x) > n(X) = (2k − 1, 1, . . . , 1), then there
exists x′ = 1a′10b′11a′20b′2 . . . 1a′k0b′k such that n(x′) < n(x). Indeed, first suppose that
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∃i ≤ k, ai > 1, i.e., x = 1a10b1 . . . 0bi−111ai−10bi . . . 1ak0bk . Let j =
∑i−1
l=1 al + bl be
the first node of the ith section of 1s in x and let
x′ = F {j}(x) = 1a10b1 . . . 0bi−101ai−10bi . . . 1ak0bk .
Then, n(x′) = (n− bk, a1, . . . , ai− 1, ai− 1, ai+1, . . . , ak) < n(x). Now, suppose that
∀i ≤ k, ai = 1: x = 10b110b21 . . . 0bk−110bk . Let j =
∑k−1
l=1 1 + bl = n − bk be the
first and only node of the kth section of 1s in x and let
x′′′ = F {n−2=j+bk−1} ◦ . . . ◦ F {j+1}(x) = x0 . . . xj−bk−1−10bk−111bk−10,
x′′ = F {n−3} ◦ . . . ◦ F {j+1} ◦ F {j}(x′′′) = x0 . . . xj−bk−1−10bk−10bk−110 and
x′ = F 2(x′′) = 10x0 . . . xj−bk−1−10
bk−1+bk−1.
We have supposed above that bk−1 > 1. If it isn’t, we can always consider the
configuration F bk+1(x) instead of x. Then, n(x′) = (n − bk − bk−1 + 1, 1, . . . , 1) <
n(x) = (n− bk, 1, . . . , 1). By induction on n(x), we derive from this that x ∗→ X. In
a similar manner we show that X ∗→ x and we are done. 
Lemma 4.5 Let C be a Boolean automata circuit of size n. Then ∀x, y ∈ {0, 1}n,
u(x) > u(y) ⇒ [x ∗→ y] ∨ ¬[y ∗→ x].
Proof Again, let us prove Lemma 4.5 in the case where C is the canonical positive
circuit. Considering Lemma 4.4, the first part of Lemma 4.5, when u(y) > 0, comes
from:
X = (10)k.10.0n−2k−2 ∗→ Y = F {2k}(X) = (10)k0n−2k
where u(X) = 2 · (k + 1) and u(Y ) = 2 · k. If u(y) = 0, let X = 10n−1. Then,
necessarily, y = 0n = F {0}(X) or y = 1n = F {n−1} ◦ . . . ◦ F {2} ◦ F {1}(X). Now,
suppose that the second part of Lemma 4.5 is false. Again, from Lemma 4.4, this
means that
Y = (10)k.00.0n−2k−2k ∗→ X = (10)k.10.0n−2k−2. (4)
But as it is easy to see that although the sizes of sections of consecutive 1s can be
increased or decreased “at will”, these sections cannot be made to appear inside a
section of consecutive 0s. Equation 4 is therefore impossible. 
Following Lemma 4.5, we may notice that u(·) serves as an obvious potential function.
Informally, the most robust and likely (in the sense mentioned in section 3) or most
stable configurations x are those of lesser potential u(x).
Lemma 4.6 Let C be a Boolean automata circuit of size n and let Uk = {x ∈
{0, 1}n | u(x) = k}. Then, for any k ≤ umax,
uk = |Uk| = 2×
(
n
k
)
.
Proof A configuration x such that u(x) = k is completely defined by the set
U(x) = {i1, . . . , ik} and by the value of the state of one node, say nodes i1 (indeed,
∀i /∈ U(x), xi = fi(xi−1), and ∀i ∈ U(x), xi 6= fi(xi−1)). Lemma 4.6 comes from the
fact that there are
(
n
k
)
ways to choose the k nodes of U(x) and 2 ways to choose the
state of node i1 (either 1 or 0). 
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Note that u(x) = 0 is equivalent to x being a fixed point and as it is well known and
easy to see that a positive circuit has two fixed points x and x (x = 0n and x = 1n
in the case of the canonical positive circuit). This confirms u0 = 2×
(
n
0
)
= 2. In the
negative case, according to Lemma 4.6, the set of configurations of minimal u(·) is
of size 2× (n1) = 2 · n. In the general case, following Lemma 4.6, we may notice, as
did the authors of [13], that if x ∈ Uk, then x ∈ Uk.
Resulting from the previous remarks and lemmas, the general iteration graph
D(C) representing the dynamics of any Boolean automata circuit C can be repre-
sented by a layered graph as in figure 4. Layer of k ≤ umax of this graph contains
all configurations of Uk.
xx x(1)
Umax = U2·bn
2
c
Umax−1
Umax−2
U2
Umin = U0
D(C) when C is a positive circuit of size n
Umax−1
Umax−2
U3
Umin = U1
Umax = U2·dn
2
e−1
D(C) when C is a positive circuit of size n
x(2) x
(2n)
Figure 4: General iteration graphs D(C) of an arbitrary positive Boolean automata circuit
C of size n (on the left) and of an arbitrary negative Boolean automata circuit C of size n
(on the right).
In [13], Remy et al. concentrated on synchronous and asynchronous updates.
They called, respectively, “synchronous graph” and “asynchronous graph” the iter-
ation graphs of circuits with these updates. Both these graphs are sub-graphs of
the general iteration graph of a circuit. More precisely, arcs of a synchronous graph
are the arcs of the general iteration graph that are labeled by V and arcs of the
asynchronous graphs are the arcs of the general iteration graphs that are labeled by
a subset P ⊆ V containing just one node (|P | = 1). As we did here for general itera-
tion graphs, Remy et al. showed that synchronous and asynchronous graphs are also
layered graphs whose layers are characterised by the value of u(·). Let us seize the
opportunity here to mention with no further detail that in [4], we described exhaus-
tively the synchronous graph by focusing on and characterising attractors and in [13]
the authors do the same thing by different means exploiting the sets Uk, k ≤ umax.
The descriptions produced by these two analyses of the dynamics of circuits updated
in parallel are necessarily different but combining them yields some supplementary
precisions concerning the sets U(x) for configurations x belonging to attractors of
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Boolean automata circuits updated synchronously.
In [21], Thomas formulated two conjectures establishing the relationship thought
to exist between the structure of a network and its dynamical behaviour. The first
of these conjectures claiming that a network needs to contain positive circuits in
order for it to have fixed points, is now a well known fact that has been proven true
in many contexts [12, 8, 19, 20, 2, 14, 10] (it is besides confirmed again by the fact
that there are no u(x) = 0 potential configurations of a negative circuit). The second
conjecture, on the other hand, states that negative circuits are necessary to have limit
cycles. This also has been proven in some contexts [12, 8, 19, 9, 15, 16, 17, 14, 10]
However, in our context of Boolean automata networks, the results we found in [4]
and in [6] have proven it to be false. Indeed, we have shown that positive Boolean
automata networks updated with block-sequential update schedules do have limit
cycles as long as the update schedule is not one of the n sequential update schedules
s such that ∃i ≤ n, s(i) = 0, s(i+1) = 1, . . . , s(i+n−1) = n−1. This inconsistency
of our model with those in agreement with the second Thomas conjecture disappears
if we consider, as we did earlier, that it is highly improbable that no errors ever occur
in the fixed update order. If we do, then, as the general iteration graphs of circuits
signify, fixed points having the least potential are almost the only possible outcome
of the evolution of an isolated positive circuit.
5 Discussion
Assuming that neither total asynchrony nor perfect obedience to a block-sequential
update mode are probable, we believe that general iteration graphs convey more real-
istic information on a network dynamics than do simple iteration graphs of particular
block-sequential update schedules. Indeed, as we have endeavoured to show through
the analyses of the Mendoza network in Section 3 and of arbitrary circuits in Sec-
tion 4, they reveal that some behaviours of networks that seam dynamically stable
with a specific block-sequential update mode, become very less stable when the up-
date mode may occasionally be disrupted. This is particularly clear with Boolean
automata circuits for which, as we have seen above, there exists a rather straight-
forward potential function of network configurations. For more elaborate networks
such as the Mendoza network, it is less obvious. From the functions of robustness
and likeliness that we have defined in Section 3, however unsubtle may they be,
we have still managed to derive that some attractors that are made possible by a
given block-sequential update schedule may be much less probable and thus much
less meaningful from a biological point of view than others. We wish, however, to
develop and refine these notions of robustness and likeliness in the hope of extending
the potential function of circuits to other networks.
General iteration graphs have one major drawback: their sizes. They have 2n
nodes and 2n × (2n − 1) arcs (where n is the network size), that is, 2n − 1 arcs more
than iteration graphs of block-sequential update schedules. This problem has yet
to be dealt with before we may start considering to compute the general iteration
graphs of arbitrary networks whose sizes may be much bigger than, for instance,
the ones of the two strongly connected components of the Mendoza network that we
have studied in Section 3. However, like Thomas [21], we believe that understanding
exhaustively the dynamics of circuits is a step towards building an understanding of
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that of arbitrary networks. The knowledge of the general iteration graphs of circuits
that we now have may allow us eventually to bypass the costly construction of the
general iteration graphs of other networks by focusing on these motifs in the networks
structures.
References
[1] J. Aracena, E. Goles, A. Moreira, and L. Salinas. On the robustness of update
schedules in boolean networks. Biosystems, 97, 2009.
[2] O. Cinquin and J. Demongeot. Positive and negative feedback: striking a bal-
ance between necessary antagonists. Journal of Theoretical Biology, 216:229–
241, 2002.
[3] J. Demongeot, A. Elena, and S. Sené. Robustness in regulatory networks: a
multi-disciplinary approach. Acta Biotheoretica, 56(1-2):27–49, 2008.
[4] J. Demongeot, M. Noual, and S. Sené. On the number of attractors of boolean
automata circuits. BLSMC, in press, 2010.
[5] A. Elena. Robustesse des réseaux d’automates booléens à seuil aux modes
d’itération. Application à la modélisation des réseaux de régulation génétique.
PhD thesis, Université Joseph Fourier - Grenoble, 2009.
[6] E. Goles and Noual. Block-sequential update schedules and boolean automata
circuits. 2009.
[7] E. Goles and L. Salinas. Comparison between parallel and serial dynamics of
boolean networks. Theoretical Computer Science, (1–3):247–253, 2008.
[8] J.-L. Gouzé. Positive and negative circuits in dynamical systems. Journal of
Biological Systems,, 6:11–15, 1998.
[9] M. Kaufman, C. Soulé, and R. Thomas. A new necessary condi- tion on interac-
tion graphs for multistationarity. Journal of Theoretical Biology, 248:675–685,
2007.
[10] M. Kaufman, C. Soulé, and R. Thomas. A new necessary condition on interac-
tion graphs for multistationarity. Journal of theoretical Biology, 2007.
[11] L. Mendoza and E. R. Alvarez-Buylla. Dynamics of the genetic regulatory
network for arabidopsis thaliana flower morphogenesis. Journal of Theoretical
Biology, 193:307–319, 1998.
[12] E. Plathe, T. Mestl, and S. W. Omholt. Feedback loops, stability and multi-
stationarity in dynamical systems. Journal of Biological Systems, 3:569–577,
1995.
[13] E Remy, B. Mossé, C. Chaouiya, and D. Thieffry. A description of dynamical
graphs associated to elementary regulatory circuits. Bioinformatics, 19(2):172–
178, 2003.
15
[14] E. Remy, P. Ruet, and D. Thieffry. Graphic requirements for multistability
and attractive cycles in a boolean dynamical framework. Advances in applied
mathematics, 41(3):335–350, 2008.
[15] A. Richard. On the link between oscillations and negative circuits in discrete
genetic regulatory networks. JOBIM, 2007.
[16] A. Richard. Negative circuits and sustained oscillations in asynchronous au-
tomata networks. Advances in Applied Mathematics, 2009.
[17] A. Richard and J.-P. Comet. Necessary conditions for multistationarity in dis-
crete dynamical systems. Discrete Applied Mathematics, 155(18):2403–2413,
2007.
[18] S. Sené. Influence des conditions de bord dans les réseaux d’automates booléens
à seuil et application à la biologie. PhD thesis, Université Joseph Fourier de
Grenoble, 2008.
[19] E. H. Snoussi. Necessary conditions for multistationarity and stable periodicity.
Journal of Biological Systems, 6:3–9, 1998.
[20] C. Soulé. Mathematical approaches to differentiation and gene regulation.
Comptes rendus de l’Académie des sciences, Biologies, 329:13–20, 2006.
[21] R. Thomas. On the relation between the logical structure of systems and their
ability to generate multiple steady states or sustained oscillations. Springer
Series in Synergetics, 9, 1981.
16
